



COPY OF PAPERS
ORIGINALLY FILED

0420 #2
28 EP 20.2
2818

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to:

The Commissioner of Patents and Trademarks
Washington, D.C. 20231

On: April 25, 2002

By: Richard D. Fuerle

Signature: 

Date: April 25, 2002

RECEIVED
MAY 22 2002
TC 2800 MAIL ROOM

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: YOSHIYUKI ANDO

Examiner: Unknown


Serial No.: 10/063,450

Group Art Unit: Unknown

Filed: April 24, 2002

For: DATA-BASED CONTROL OF INTEGRATED CIRCUIT CHIPS

The Commissioner of Patents
and Trademarks
Washington, D.C. 20231



INFORMATION DISCLOSURE STATEMENT

Sir:

The following references are believed to be relevant to the prosecution of the above-identified patent application:

In U.S. Patent No. 6,345,362B1 each functional unit in an IC chip has an independently controllable threshold voltage. The instructions to a chip are decoded to determine which functional units are needed to execute the instructions. The process speed of the units can then be adjusted to the optimal power level. A status table indicates the present power status of each of the functional units and a requirements table identifies the units required to execute a particular instruction. Each functional unit has an independently controllable threshold voltage. The instructions to a chip are decoded to determine which functional units are needed to execute the instructions.

BEST AVAILABLE COPY

The process speed of the units can then be adjusted to the optimal power level. A status table indicates the present power status of each of the functional units and a requirements table identifies the units required to execute a particular instruction.


U.S. Patent No. 6,320,453 B1 discloses an integrated circuit having a substrate pump circuit that can develop an internal back-bias voltage. It can operate in an active mode or a standby mode.

U.S. Patent No. 5,719,800 discloses a microprocessor whose power consumption is reduced by throttling down the activity levels on long-duration sequences of high-power operations.

U.S. Patent No. 5,996,083 discloses a microprocessor having a power control register for controlling the rate of execution and power consumption of individual functional units.

A copy of the above-identified references is enclosed.

Respectfully,


Richard D. Fuerle
Registration No. 24,640
For Applicants

Richard D. Fuerle
1711 West River Road
Grand Island, NY 14072
(716)-774-0091
April 25, 2002
CASE YA02

BEST AVAILABLE COPY